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 This study aims to design a new architecture of the artificial neural networks 
(ANNs) using the Xilinx system generator (XSG) and its hardware  
co-simulation equivalent model using field programmable gate array 
(FPGA) to predict the behavior of Chua’s chaotic system and use it in hiding 
information. The work proposed consists of two main sections. In the first 
section, MATLAB R2016a was used to build a 3×4×3 feed forward neural 
network (FFNN). The training results demonstrate that FFNN training in the 
Bayesian regulation algorithm is sufficiently accurate to directly implement. 
The second section demonstrates the hardware implementation of the 
network with the XSG on the Xilinx artix7 xc7a100t-1csg324 chip. Finally, 
the message was first encrypted using a dynamic Chua system and then 
decrypted using ANN’s chaotic dynamics. ANN models were developed to 
implement hardware in the FPGA system using the IEEE 754 Single 
precision floating-point format. The ANN design method illustrated can be 
extended to other chaotic systems in general. 
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Real system modeling plays an important role in the study and helps to better understand the 
behavior. It is a leader in the use of systems in many disciplines and contributes to technological 
implementation. Most problems are based on modeling techniques such as predictions, classifying, pattern 
recognition, hybrid prevision, optimizing, and control [1]. Since chaotic systems are extremely complex, their 
efficiency in chaotic system modeling is not very successful and therefore remains a challenge. Chaotic 
systems are complex systems whose behavior is highly dependent on their initial conditions. The initial 
conditions need to be understood in all of their details to predict the long-term conduct of such systems [2]. 
One of the most efficient and general modeling methods is artificial neural networks (ANN); 
developed and inspired by actual biological neural brain structures as an artificial intelligence approach,  
non-parametric and non-linear, which can model complex systems [3]. The ability of ANNs to predict both 
linear and nonlinear maps is extremely effective for modeling systems, especially when the behavior is 
chaotic [4]. Many researchers modeling chaotic systems using ANN [5], [6], but in this research, the 
proposed design was implemented in field programmable gate array (FPGA) and used in the masking of a 
sine wave and can be used for image encryption in the future. 
Numerous studies and research based on a prediction of chaotic systems using neural networks have 
been established such as: Alçın et al. [4] implemented the Pehlivan-Uyaroglu chaotic system (PUCS) in  
very-high-density lipoprotein (VHDL) IEEE-754 32 bit floating-point standard by using artificial neural 
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networks (ANNs). Koyuncu et al. [7], in this research, a novel four-dimensional hyper-chaotic system was 
implemented as a multi-layer feedforward artificial neural network (FFANN) on an FPGA chip with a 32-bit 
IEEE-754-1985 floating-point number standard for use in real-time chaos-based applications. Zhang and Lei 
[8] examines the training efficiency of multilayer ANN architectures for chaotic systems implementation. 
ANNs have the advantages of generalizing results obtained from known conditions into unknown 
situations, fast response times in the operational process, high degrees of systemic parallelism, reliability, and 
effectiveness. ANNs based on hardware have been a big part of many areas in recent years [9]. For example, 
random number generation [10], prediction [8], design oscillation, synchronization [11], image processing, 
medical technology, chemical industry [12], and secure communication [13]. Software-based ANNs are 
simple to implement, but large neural networks are run very slowly and cannot be adapted to many real-time 
applications [14]. An alternate option is to use software-based ANNs, such as the FPGA [15].  
For many reasons, ANN implementations on FPGAs proved useful. FPGAs can offer higher speeds 
because they can be completely exploited by the parallel design of ANNs. Moreover, FPGAs are easily 
reconfigurable and FPGAs have a relatively small design time compared to application-specific integrated 
circuit (ASIC) design [16]. In comparison to implementations based on software, the well-engineered 
hardware implementation of the ANN makes substantial improvements in processing efficiency. The 
potential of ANNs to work in real-time applications gives them an advantage in many such applications over 
software implementations [17]. 
This paper’s motivation is to implement an ANN model by Xilinx system generator (XSG) capable 
of generating a chaotic system directly after training it instead of using the solution of differential equations 
and using it in secure communications to encryption information. The paper is organized as follows: Section 
2, which provides a short introduction to the chaotic Chua system. Section 3 introduces ANN modeling with 
FPGA. Section 4 illustrates ANN architecture and training. Section 5 shows the XSG design of the ANN 
based Chua chaotic system. In section 6, Cryptography using ANN is investigated and a sine signal takes as a 
case study. FPGA hardware Co-simulation testing was conducted in section 7. Finally, some conclusions are 
stated in section 8. 
 
 
2. CHUA CHAOTIC SYSTEM 
Chua chaotic system has an easy structure and creates chaotic dynamics with sufficient parameters, 
showing chaos and several known phenomena of bifurcation. Therefore, several researchers have been 
interested in this method. In 1983, Leon Chua developed a nonlinear circuit that is capable of demonstrating 
a rich collection of dynamical phenomena, ranging from fixed points to cycle points, standard bifurcations 
(period-doubling), other standard routes to chaos, and chaos itself. The relevance of the Chua circuit has 
recently made possible the birth of a big family of multi-scroll oscillators and techniques to control the chaos 
[18]. Chua’s circuit has found many applications in physics, communication, and control, mechanics, as well 
as, chemistry, economics, and medicine [19]. Chua’s circuit has also been used as a chaotic noise generator. 
Because of this property, it has found many applications in cryptography and steganography [20]. The 
following nonlinear equations describe this chaotic system: 
 
𝑥 = 𝛼(𝑦 − 𝑥 − 𝑓(𝑥) 
 
𝑦 = 𝑥 − 𝑦 + 𝑧 
 
𝑧 = −𝛽𝑦 (1) 
 
where f(x) described as follow: 
 
𝑓(𝑥) = 𝑚1𝑥 + 1/2(𝑚0 − 𝑚1)(|𝑥 + 𝑏1| − |𝑥 − 𝑏1|) (2) 
 
The f(x) function describes electrical nonlinear resistor response. α and β parameters are calculated 
using the unique values for the circuit components. In this equation, m0, m1 is a slope that must have negative 
values and bi-break point values. The f(x) function controls the number of created scrolls. Figure 1 shows the 
XSG configuration of the Chua equation system (1) and f(x) in (2). Figure 2 show the double scroll 
describing the relationship between x and y and the 3d phase portrait respectively. Figure 3 shows a chaotic 
time series x, y, and z. The system parameters are set as follows: α=10, β=14.87, m0=-1.27, m1=-0.68 and 
b1=1. The initial conditions are randomly selected as follows: x0=-1, y0=0 and z0=0.6. and a 0.01(dt) clock 
step size. The system has long-term chaotic behaviors and uneventfulness with these parameters and is 
sensitive to the initial parameters. 
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Figure 3. The X, Y, and Z time series 
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3. ANN MODELING USING FIELD PROGRAMMABLE GATE ARRAYS (FPGA) 
ANN modeling that mimics human brain abilities, including learning and generalization, is known 
to be successful in adapting its behavior in various fields of research. An feed forward neural network 
(FFNN) consists of many interconnected layer-type neurons. It requires an entrance layer that receives the 
network input data. The output layer is another layer that exports its outputs externally. There are hidden 
neurons that form the hidden layer between the two layers. Artificial neurons are the essential information 
processing units of NN. The block diagram in Figure 4 shows the neuron model that forms the basis for the 
ANN design. The synaptic weights reflect the effect of the related input signals when comparing the (AN) 
with the biological one. Figure 4 includes a weighted input adder and an option to increase or decrease the 





Figure 4. One single neuron 
 
 
The output y is determined in (3) and f is the neuron activation function. 
 
𝑦𝑗 =  𝑓(∑ 𝑊𝑖𝑋𝑖 +  𝑏𝑖 ) (3) 
 
The input layer neurons only serve as a buffer for transmitting the input signals to hidden layer 
neurons [9]. The activation function is one of the neuron’s most significant components. The activation 
function 𝜑(x) limits the neuron's output from the induced local field (x). Sigmoid is a nonlinear continuous 
function that maps an infinite input domain (-∞, ∞) to a finite output domain (0, 1) for unipolar and (-1, 1) for 







In this equation (β) is the sigmoid function slope parameter. The activation function of the tan 
sigmoid is popular because it is easily differentiated and important in training algorithms for backpropagation 
[22]. Since this function requires exponential conditions, it cannot be applied directly [23]. FPGAs provide 
inexpensive, simple, scalable, and versatile solutions that can also be used for the realization of a single chip 
digital system [24]. Conventional overall processors are sequential and cannot support the parallel architecture 
of the neural network. An FPGA implementation not only offers the option of parallelism, but also decreases 
the design cost, while flexibility, making it especially applicable for applications in ANNs [4]. That is why 
FPGA has been employed in the design of an ANN-based Chua chaotic system. The designed architecture has 
been described using XSG with 32-bit floating-point arithmetic since floating-point arithmetic has high 
precision with a lower number of bits [25]. An optimized ANN architecture with fewer hidden neurons will 
dramatically reduce the usage of FPGA’s hardware resources and increase running speed. The representation 
of the data was important because it is important for the efficiency and activation function of the network 
architecture. To this purpose, before FFNN-based system design using the XSG is initiated, a number format 
and accuracy for input, weight, and activation functions must be taken into consideration. With the increase in 
number format accuracy, FPGA resources are also significantly increasing. However, accuracy in the training 
process has a powerful effect. It is important to define the precise number for the training stage of ANN as 
high as possible [4]. The IEEE-754 standard for single-precision floating-point is presented in Figure 5. It 
consists of 1 sign bit, 8 exponent bits, and 23 bits of mantissa.  
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Figure 5. Floating-point number IEEE-754 32-bit representation 
 
 
4. ANN ARCHITECTURE AND TRAINING-BASED CHUA'S CIRCUIT 
In this project, we have a 3-neuron in the input and output layer and 4-neuron in the hidden layer. 
The number of hidden neurons must be calculated by training results to achieve the minimum neuron number 
and optimal ANN topology. The mean square error (MSE) between ANN’s outputs and targets determines the 
training efficiency. A smaller MSE indicates better performance in training. The efficiency of the FPGA 
hardware implementation is based on ANN topology. Figure 6 shows the 3x4x3 architecture of a two-layer 
feed-forward network with tangent sigmoid (TanSig) activation function has been used for the hidden layer 
due to success in modeling nonlinear dynamic systems. The linear (PureLin) function has also been used for 
the activation function of the output layer. An ANN can be trained for complex tasks like pattern recognition 
and classification by changing weight. The ANN training technique involves a dataset of different input and 
output pairs [26]. These pairs of data are sequentially used. After a single set of inputs and errors are 
calculated, the ANN output values are measured and used to change the weight and bias values for the next 
input/output pair. The process continues until the outputs of the ANN match the target in a predefined error 
range. Training data is generated from the Chua system equations, which are implemented directly by a single 
group of ordinary differential equations based on their definitions (ODEs). Ode5 (Dormand-Prince) is used 
for solving ODEs, which is a 5th-degree differential equation solver. 10,000 samples were produced divided 
into three sub-sets: 70% of the samples were used for training, 15% were for validation, and 15% for testing. 
For assessment, the best MSEs of the validation data set are used. The ANN training is performed using 
Bayesian regularization training algorithms, which usually take longer, but can generalize well for difficult, 





Figure 6. ANN Architecture 
 
 
5. IMPLEMENTATION OF ANN USING XILINX SYSTEM GENERATOR 
This section discusses how the architecture proposed was implemented with the XSG block set in the 
FPGA. It shows also how the developed XSG model on the actual FPGA from the MATLAB/Simulink 
(hardware co-simulation) was tested and validated. The ANN-based Chua chaotic system using the Xilinx 
system generator model is shown in Figure 7, which contains Chua’s circuit implemented as in (1). One 
hidden layer with four neurons. Each neuron has a hyperbolic tangent sigmoid activation function as shown in 
Figure 8. One output layer with three neurons each neuron implemented as shown in Figure 9. The speed of 
the design based on the ANN is lower than the equation-based design of the Simulink. The implementation of 
the FPGA model on ANN is considerably higher than the model based on equations. This is reasonable, as the 
architecture of ANN has been designed to simulate a generic chaotic system with unknown representational 
equations. Figure 10(a) and Figure 10(b) display the phase portrait generated from the Chua circuit that was 
implemented directly and that from ANN design respectively. The synchronization between them is shown in 
Figure 11(a). From the results, we can see the difference between the outputs of the Chua circuit created by 
the equation directly and those generated by the ANN. As an example, the error between the Xc signal of the 
Chua circuit and the Xn signal of the ANN is (-0.0011 to 0.0009) as shown in Figure 11(b). 
                ISSN: 2088-8708 














Figure 9. Output neurons design 
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6. CRYPTOGRAPHY USING ANN BASED CHUA’S CHAOTIC SYSTEM 
Many studies have been conducted in order to develop and use powerful crypto-systems in 
communications [10]. Some of these researchers are called “classic crypto-systems” are now updated and still 
being implemented. As an alternative to classical crypto-systems, chaotic crypto-systems can be implemented 
[27]. Chaotic systems are known as non-periodic systems and respond topologically to initial conditions, 
system parameters, and transitivity. These are excellent properties for cryptanalysts [28]. Cryptology is a field 
that covers numerous studies on the overcoming of security and communication mechanisms identifiers. 
Encryption can be defined as the conversion of the initial message, called plain text, by an algorithm with 
secret keys into an inscrutable form, named cipher text. The method of decryption is the opposite type of 
encryption. Under XSG, as shown in Figure 12, secure communication through a chaotic system supported by 
ANN synchronization was simulated. A sine wave with an amplitude of 2 V is the transmitted signal. The sine 
wave signal is added to the chaotic signal Xc(t) generated to encrypt signal S(t) as shown in Figure 13. A 
chaotic signal Xn(t) is extracted from S(t) and Ic(t) is received as shown in Figure 14. The summary of system 
utilization for the proposed cryptography using ANN-based chaotic generator is shown in Table 1. 
 
 
Table 1. Device utilization summary for cryptography using ANN 
Resource type Available Utilization 
LUT 63400 21172 
Slice Registers (FF) 126800 96 
Bonded IOB(IO) 210 193 
BUFGCTRL(BUFG) 32 1 
DSP 240 162 




Worst negative slack (WNS) 
Maximum Frequency (MHz) 
Power(W) 
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Figure 14. The sine signal I(t) and recovered signal (decrypt) Ic(t)=S(t)-Xn(t) 
 
 
7. FPGA HARDWARE CO-SIMULATION 
The proposed model is formulated using the FPGA board Artix7 xc7a100t-1csg324. The XSG design 
can be simulated to validate the proposed hardware implementation approach in the environment matrix 
laboratory MATLAB/Simulink as shown in Figure 15. It is possible to use the hardware co-simulation on an 
existing FPGA from MATLAB/Simulink. The system generator creates a bit stream file and its associated 
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Simulink block automatically. This is then uploaded and performed using a joint test action group connection 
(JTAG) onto the FPGA board. The system generator reads the signals from the MATLAB workspace and 
sends them to the board via a JTAG connection and the results generated are returned via JTAG to the 









In this study, the prediction of the Chua chaotic system time series has been implemented on an 
FPGA using a multi-layer feed-forward structure. The FFNN (3×4×3) architecture was chosen because of its 
better results with respect to the number of hidden neurons. At the end of the training, the performance 
function reaches 4.0445E-13MSE. After successfully training the ANN-based Chua chaotic system, the 
system on FPGA has been designed in XSG with the 32-bit IEEE-754-1985 floating-point number standard 
by taking the network structure, bias, and weight values as reference. The implementation of the proposed 
system on FPGA has been tested by synthesizing it with the xilinx vivado program. Resource utilization has 
been measured and the proposed system has a maximum frequency of approximately 7.76 MHz. In 
conclusion, the real-time evaluation of the system proposed was co-simulated using the FPGA Xilinx Artix7 
xc7a100t-1csg324kit. The proposed system is used in secure communication, and the sine signal was 
successfully encrypted and decrypted. The proposed method would in the future be used to encrypt images 
and voices. This study demonstrated that the ANN-based Chua chaotic system built on FPGA can be used 
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